Conquering Noise in Deep-Submicron Digital ICs
نویسندگان
چکیده
منابع مشابه
Feasibility of IDDQ Tests for Shorts in Deep Submicron ICs
Quiescent supply current(IDDQ) in deep submicron ICs is derived by circuit simulation and feasibility of IDDQ tests is examined for short defects in ICs fabricated with 0.18μm CMOS process. The results show that IDDQ of each gate depends on input logic values and that shorts can be detected by IDDQ testing if some process variations are small.
متن کاملReliable Low-Power Design in the Presence of Deep Submicron Noise
Scaling of feature sizes in semiconductor technology has been responsible for increasingly higher computational capacity of silicon. This has been the driver for the revolution in communications and computing. However, questions regarding the limits of scaling (and hence Moore's Law) have arisen in recent years due to the emergence of deep submicron noise. The tutorial describes noise in deep s...
متن کاملCrosstalk effects in mixed-signal ICs in deep submicron digital CMOS technology
This paper illustrates the crosstalk phenomenon and its impact on the design of mixed analog/digital circuits with high accuracy specifications. Generation of digital disturbs, propagation through the substrate, and effects on analog devices are considered, with particular emphasis on integrated circuits realized on heavily doped substrate, where traditional shielding is less effective. Techniq...
متن کاملFault Tuples in Diagnosis of Deep-Submicron Circuits
Diagnosis of malfunctioning deep-submicron (DSM) ICs is becoming more dificult due to the increasing sophistication of the manufacturing process and the structural complexity of the IC itself: At the same time, key diagnostic tusks that include defect localization are still solved using primitive models of the IC’s defects. This paper explores the use of “jault tuples” in diagnosis. Fault tuple...
متن کاملTesting and Verification of Signal Integrity in Deep Submicron System-on-Chips
The overall goal of this project is to improve the dependability of high performance system-onchip designs. Deep Submicron Noise (DSN) arising in the interconnects between cores in system-on-chips has become a major concern in the design, verification and testing of digital systems. Coupling effects have traditionally only been considered at the board level or between wires off-chip as the impa...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Design & Test of Computers
دوره 15 شماره
صفحات -
تاریخ انتشار 1998